RISC-V Summit

Attending this event?

RISC-V Summit

October 22-23, 2024
Santa Clara, CA
View More Details & Registration

The Sched app allows you to build your schedule but is not a substitute for your event registration. You must be registered for RISC-V Summit to participate in the sessions. If you have not registered but would like to join us, please go to the event registration page to purchase a registration.

arrow_back View All Dates

8:00am PDT

Registration & Badge Pick-up Main Lobby (Level 1)

9:00am PDT

Applications & Tools Horizontal Committee Meeting Grand Ballroom H (Level 1) Member Day Session: Realizing RISC-V Certification, and What it Means for your Verification - Adnan Hamid, Breker Verification Systems Theater (Level 2) RISC-V 101 Grand Ballroom G (Level 1)

9:30am PDT

Member Day Session: Exploring the Programming Model of the RISC-V IOPMP - Paul Ku, Andes Technology Grand Ballroom H (Level 1) Member Day Session: RISC-V for HPC: Where We Currently are and Where We Need to Go - Nick Brown, University of Edinburgh Theater (Level 2) Automotive Market Development Meeting 206 (Level 2)

10:00am PDT

Member Day Session: CHERI 101 and Standardization Session - Tariq Kurd, Codasip Grand Ballroom H (Level 1) Member Day Session: Improving Performance Analysis on RISC-V - Beeman Strong & Atish Patra, Rivos, Inc Theater (Level 2)

10:30am PDT

11:00am PDT

Member Day Session: Verifying a CPU with Sail - Tim Hutt, Codasip Grand Ballroom H (Level 1) Security Horizontal Committee Update - Andrew Dellow, Qualcomm & Ravi Sahita, Rivos Inc. Theater (Level 2) AI Market Development Meeting 206 (Level 2)

11:30am PDT

Member Day Session: The Need for a Packed-SIMD Extension - Rich Fuhler, Andes Technology Grand Ballroom H (Level 1) Security Model Update - Nicholas Wood, Imagination Technologies Theater (Level 2) Hackathon Grand Ballroom G (Level 1)

12:00pm PDT

Member Day Session: Sailing Toward a Single Source of Truth - Paul Clarke, Ventana Micro Systems & Derek Hower, Qualcomm Grand Ballroom H (Level 1) SOC Infrastructure Horizontal Committee Update - Ved Shanbhogue, Rivos Inc. Theater (Level 2)

12:30pm PDT

Lunch (Attendees on Own)

1:30pm PDT

Unprivileged ISA Committee Update - Earl Kilian, Aril Inc. Theater (Level 2) Marketing & Events Committee Meeting Grand Ballroom H (Level 1)

2:00pm PDT

Restarting the Automotive SIG - Andrea Gallo, RISC-V Theater (Level 2)

2:30pm PDT

Member Day Session: Update on Unified Discovery - Siqi Zhao, Alibaba Inc. Grand Ballroom H (Level 1) Profiles Special Interest Group Update - David Weaver, Akeana & James Ball, Qualcomm Theater (Level 2)

3:00pm PDT

Member Day Session: Why Do We Need Yocto Project on RISC-V - Challenges and Best Practices - Khem Raj, Comcast Grand Ballroom H (Level 1) Privileged Software Horizontal Committee Annual Update - Anup Patel, Ventana Micro Systems Theater (Level 2)

3:30pm PDT

Member Day Session: A Simple Plan: An API and ABI for Managing Multiple Distinct Sets of Custom Extensions - Guy Lemieux, University of British Columbia Grand Ballroom H (Level 1) Member Day Session: Enabling New Security Frontiers: Deep-dive into Implementing Confidential Computing on RISC-V - Ravi Sahita & Atish Patra, Rivos Theater (Level 2)

4:00pm PDT

Member Day Session: High Assurance Cryptography ISE - G. Richard Newell, Microchip Technology Inc. Grand Ballroom H (Level 1) Technical Steering Committee Meeting Theater (Level 2)

4:30pm PDT

5:00pm PDT

Member Day Keynotes Theater (Level 2)