Loading…
October 22-23, 2024
Santa Clara, CA
View More Details & Registration

The Sched app allows you to build your schedule but is not a substitute for your event registration. You must be registered for RISC-V Summit to participate in the sessions. If you have not registered but would like to join us, please go to the event registration page to purchase a registration.
Wednesday October 23, 2024 12:45pm - 12:55pm PDT
In this presentation, we will unveil Tessent UltraSight-V, an end-to-end solution consisting of embedded IP and software designed to provide comprehensive, efficient debugging and trace capabilities that integrates with industry standard tool to further empower embedded software engineers in developing high-performance embedded software. The integration of Tessent UltraSight-V on-chip IP modules and host software empowers engineers to efficiently diagnose the root causes of unexpected behavior and underperformance. Utilizing effective, non-intrusive techniques such as encoded processor trace based on the Efficient Trace (E-trace) standard, logging, high-speed interfaces (USB 2.0) and DMA for fast code uploads, this solution minimizes debugging delays and accelerates your SoC projects, ensuring they meet their market deadlines.
Speakers
avatar for Francisca Tan

Francisca Tan

Technical Program Manager, Siemens EDA
Dr. Francisca Tan is the Technical Program Manager for Tessent Embedded Analytics at Siemens EDA. With nearly a decade of experience in the semiconductor industry, she has held various engineering, research, and management roles at Siemens, Arm, and Intel. Her interest encompasses... Read More →
Wednesday October 23, 2024 12:45pm - 12:55pm PDT
Expo Hall - Exhibit Hall A - Demo Theater

Sign up or log in to save this to your schedule, view media, leave feedback and see who's attending!

Share Modal

Share this link via

Or copy link