Loading…
Attending this event?
October 22-23, 2024
Santa Clara, CA
View More Details & Registration

The Sched app allows you to build your schedule but is not a substitute for your event registration. You must be registered for RISC-V Summit to participate in the sessions. If you have not registered but would like to join us, please go to the event registration page to purchase a registration.
Wednesday October 23, 2024 11:10am - 11:20am PDT
One promise of RISC-V is that it enables Architects, Systems Designers, and SW Developers to add custom instructions. However, if you don’t have your own CPU design team, how do you do this without breaking the RISC-V standard part of the pipeline? This talk will describe how the Andes Custom Extensions (ACE) enables simple and safe insertion of custom instructions while enabling software development and performance modeling.
Speakers
avatar for Darren Jones

Darren Jones

Solution Architect, Andes Technology
Darren started his career designing MIPS processors. From there, he transitioned to building large SOC’s utilizing ARM processor IP. More recently, he was VP of VLSI at two RISC-V startups building huge SOC’s for machine learning and AI. He is now a Solution Architect at Andes... Read More →
Wednesday October 23, 2024 11:10am - 11:20am PDT
Expo Hall - Exhibit Hall A - Demo Theater
  Demo Theater
  • about Darren started his career designing MIPS processors. From there, he transitioned to building large SOC’s utilizing ARM processor IP. More recently, he was VP of VLSI at two RISC-V startups building huge SOC’s for machine learning and AI. He is now a Solution Architect at Andes Technology leveraging his CPU and SOC experience to help systems designers solve their unique problems using innovative IP.

Sign up or log in to save this to your schedule, view media, leave feedback and see who's attending!

Share Modal

Share this link via

Or copy link