Name: Keynote Panel: The Future of High Performance Computing is RISC-V - Luisa Gonzales, Lawrence Berkeley National Laboratory; Nick Brown, EPCC at the University of Edinburgh; Wei-Han Lien, Tenstorrent Inc.
Start: 2024-10-23T15:55:00-0700
End: 2024-10-23T16:40:00-0700

October 22-23, 2024
Santa Clara, CA
View More Details & Registration

The Sched app allows you to build your schedule but is not a substitute for your event registration. You must be registered for RISC-V Summit to participate in the sessions. If you have not registered but would like to join us, please go to the event registration page to purchase a registration.

Wednesday October 23, 2024 3:55pm - 4:40pm PDT

Mission City Ballroom B2 - B5 (Level 1)

RISC-V has seen amazing growth in recent years across a range of applications, with one of the most exciting being High Performance Computing (HPC) where raw computational horsepower is used by scientists and engineers to tackle some of the biggest problems we face worldwide, including weather forecasting and designing more fuel efficient aircraft engines. The possibilities are endless, especially with recent advances in AI enabling new workloads and applications. RISC-V can accelerate the HPC community by providing many more opportunities for compute specialization, delivering increased choice around the architecture, with CPUs tuned for specific workloads, and benefits around integration of accelerators. In this panel we will discuss the huge potential of RISC-V for HPC and how we are making the first generation of RISC-V based supercomputers.

Speakers

Nick Brown

Senior Research Fellow, EPCC at the University of Edinburgh

Dr Nick Brown is a Senior Research Fellow at EPCC, the University of Edinburgh. His main interest is in the role that novel hardware can play in future supercomputers, and is specifically motivated by the grand-challenge of how we can ensure scientific programmers are able to effectively... Read More →

Wei-Han Lien

Chief CPU Architect and Fellow in Machine Learning hardware architecture, Tenstorrent Inc.

Wei-han Lien is a Chief CPU Architect and Fellow in Machine Learning hardware architecture. He is currently leading an architecture team in defining a high-performance RISC-V CPU, fabric, system caching, and high-performance memory sub-system for the Tenstorrent heterogeneous high-performance... Read More →

Luisa Gonzales

Research Scientist, Lawrence Berkeley National Laboratory

My research interests include ultra-low-power digital and mixed-signal SoC/ASIC/VLSI design for conventional and non-conventional forms of signal processing. I have also work with FPGA and RISCV for evaluation and exploration of computer architecture. I like to explore emergent technologies... Read More →

Wednesday October 23, 2024 3:55pm - 4:40pm PDT
Mission City Ballroom B2 - B5 (Level 1)

Keynote Sessions

RISC-V Summit

Nick Brown

Wei-Han Lien

Luisa Gonzales

Sign up or log in to save this to your schedule, view media, leave feedback and see who's attending!