Loading…
RISC-V Summit has ended
October 22-23, 2024
Santa Clara, CA
View More Details & Registration

The Sched app allows you to build your schedule but is not a substitute for your event registration. You must be registered for RISC-V Summit to participate in the sessions. If you have not registered but would like to join us, please go to the event registration page to purchase a registration.
Wednesday October 23, 2024 2:35pm - 2:53pm PDT
Join us as we explore the journey of porting the SLEEF vectorized math library to the RISC-V architecture, focused on ensuring complete support for single, double, and quad precision math operations, Discrete Fourier Transforms (DFT), and testing all of it on QEMU on GitHub Actions.
Speakers
avatar for Eric Love

Eric Love

Algorithms & Libraries Team, SiFive
avatar for Ludovic Henry

Ludovic Henry

Software Engineer & Lead, Rivos
I am the lead for the Managed Runtimes and System Libraries team at Rivos, a RISC-V hardware focused company. I contribute to many projects, making sure they are well supported on RISC-V. I’m also the lead for the Language Runtimes working group at RISE.
Wednesday October 23, 2024 2:35pm - 2:53pm PDT
Grand Ballroom G (Level 1)
  Software
Feedback form is now closed.

Sign up or log in to save this to your schedule, view media, leave feedback and see who's attending!

Share Modal

Share this link via

Or copy link