Senior Staff Engineer (Debug and Trace), MIPS
My early engagement (Poland) included parallel programming. Later high-end computer graphics (Japan) with performance focus. In 1996 engaged with a embedded debug & trace probe vendor (California) and as VP of R&D I designed trace probes and tools. At the first RISC-V Summit I felt...
Read More →