Loading…
Attending this event?
October 22-23, 2024
Santa Clara, CA
View More Details & Registration

The Sched app allows you to build your schedule but is not a substitute for your event registration. You must be registered for RISC-V Summit to participate in the sessions. If you have not registered but would like to join us, please go to the event registration page to purchase a registration.
Tuesday October 22, 2024 2:55pm - 3:13pm PDT
Mission Critical Edge Compute demands high-performance MPUs with time and space partitioning capabilities to enable mixed-criticality workloads. As well, the MPUs must be built with comprehensive fault-tolerance and fault-isolation capabilities. Given these requirements, A&D and Industrial systems developers worldwide are looking to RISC-V as a key enabling technology to enable their next-generation platforms. This presentation will explore: 1) Why RISC-V for Mission Critical Edge Compute: Virtualization, Vector Processing, and WorldGuard Partitioning 2) How RISC-V is set to transform space computing 3) The opportunities for RISC-V in aviation 4) Applications for RISC-V in industrial applications This presentation will conclude with how Microchip is responding and a call-to-action for what is needed from the RISC-V ecosystem to fully capitalize on this once in a generation opportunity to transform critical infrastructure.
Speakers
avatar for David Levy

David Levy

Senior Technical Staff Engineer, Product Marketing, Microchip
David recently joined Microchip in October of 2023. David brings over 30 years of Semiconductor experience that spans both business and technical acumen.  David's team develops 64-bit computing solutions and high-bandwidth network communication solutions.
Tuesday October 22, 2024 2:55pm - 3:13pm PDT
Grand Ballroom H (Level 1)
  Automotive / Embedded / Industrial
  • Audience Experience Level Any

Sign up or log in to save this to your schedule, view media, leave feedback and see who's attending!

Share Modal

Share this link via

Or copy link